09-29-99

PTO/SB/05 (4/98) Approved for use through 09/30/2000. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE Juder the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

Attorney Docket No. PD-R98160 First Inventor or Application Identifier Erick M. Hirata MONOLITHIC PAYLOAD IF SWITCH Title Express Mail Label No. EE578680313US

(Only for new nonprovisional applications under 37 C.F.R. § 1.53(b), Assistant Commissioner for Patents APPLICATION ELEMENTS ADDRESS TO: **Box Patent Application** See MPEP chapter 600 concerning utility patent application contents. Washington, DC 20231 Fee Transmittal Form (e.g., PTO/SB/17) Microfiche Computer Program (Appendix) X (Submit an original and a duplicate for fee processing) 6. Nucleotide and/or Amino Acid Sequence Submission Specification Total Pages Х 10 (if applicable, all necessary) (preferred arrangement set forth below) Computer Readable Copy Descriptive title of the Invention ช - Cross References to Related Applications b. Paper Copy (identical to computer copy) - Statement Regarding Fed sponsored R & D Statement verifying identity of above copies c. - Reference to Microfiche Appendix - Background of the Invention **ACCOMPANYING APPLICATION PARTS** - Brief Summary of the Invention Assignment Papers (cover sheet & document(s)) Х - Brief Description of the Drawings (if filed) 37 C.F.R.§3.73(b) Statement Power of 8 - Detailed Description (when there is an assignee) Attorney - Claim(s) 9. English Translation Document (if applicable) - Abstract of the Disclosure Copies of IDS Information Disclosure ın Drawing(s) (35 U.S.C. 113) 3. Total Sheets Statement (IDS)/PTO-1449 Citations Preliminary Amendment 3 4. Oath or Declaration Total Pages Return Receipt Postcard (MPEP 503) X X Newly executed (original or copy) 12 a. (Should be specifically itemized) Copy from a prior application (37 C.F.R. § 1.63(d)) (for continuation/divisional with Box 16 completed) Small Entity Statement filed in prior application, 3 Statement(s) Status still proper and desired DELETION OF INVENTOR(S) (PTO/SB/09-12) i. Certified Copy of Priority Document(s) Signed statement attached deleting (if foreign priority is claimed) inventor(s) named in the prior application, see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b). 5. Other: * NOTE FOR ITEMS 1 & 13: IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY FEES, A SMALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT IF ONE FILED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28). 16. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment: Divisional Continuation-in-part (CIP) of prior application No: Continuation Group / Art Unit: Prior application information: For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts. 17. CORRESPONDENCE ADDRESS or X Correspondence address below Customer Number or Bar Code Label (Insert Customer No. or Attach bar code label here) PATENT DOCKET ADMINISTRATION Name RAYTHEON COMPANY P.O. Box 902 Address 2000 E. El Segundo Boulevard El Segundo CA Zip Code 90245-0902 State City USA Telephone (310)647-2577 Fax (310) 647-2616 Country Registration No. (Attorney/Agent) Name (Print/Type) Leonard A. Alkov-30,021

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

Signature

MONOLITHIC PAYLOAD IF SWITCH

E. Hirata

L. F. Linder

MONOLITHIC PAYLOAD IF SWITCH

5

BACKGROUND OF THE INVENTION

Field of the Invention:

10

15

20

25

30

The present invention relates to communication systems. More specifically, the present invention relates to switching systems used satellite communication applications.

<u>Description of the Related Art:</u>

Intermediate frequency (IF) crosspoint switches are used on satellites to provide routing and redundancy between data communication channels. The channels route IF signals and data in a link between antennas via the downconversion circuitry of an IF receiver and the upconversion circuitry of a radio frequency (RF) transmitter within the communications payload of the satellite.

Previously, crosspoint switches were implemented on multiple chips, typically in a 50 ohm environment and with Gallium Arsenide (GaAs) technology. The GaAs approach required GaAs switches, low noise amplifiers (LNAs) and attenuators. This also typically required the use of complementary metal-oxide semiconductor (CMOS) integrated circuits to provide selectable control of the numerous connections needed to provide redundancy and routing between the chips.

Accordingly, conventional crosspoint switches were large, heavy, expensive devices that dissipated a considerable amount of power due to the need for multiple individually packaged components that required a characteristic impedance match

interface.

In addition, as a result of using individual GaAs chips to implement an IF switch function, a large amount of routing lines were required on the board which tended to degrade channel-to-channel isolation. There were also unacceptable gain variations as a function of the output channels selected.

Hence, a need exists in the art for a low power dissipation, small, lightweight inexpensive system or method for effecting switching and routing data between channels within a satellite communications payload which provides acceptable channel-to-channel isolation and gain uniformity.

10

5

SUMMARY OF THE INVENTION

15

20

25

The need in the art is addressed by the crosspoint switch architecture of the present invention. The inventive architecture includes a monolithic substrate on which a plurality (N) of electrical inputs are provided. In addition, a plurality (M) of electrical outputs are provided from the substrate. A switch is disposed on the substrate for selectively interconnecting the inputs to the outputs and a control circuit is disposed on the substrate for controlling the switch. The switch comprises M, N to 1, multiplexers, each multiplexer being adapted to receive each of the N electrical inputs.

In the illustrative embodiment, each of the N inputs to each of the multiplexers is received through a respective one of N switchable amplifiers. The output of each amplifier is provided to a respective one of N switchable isolation buffers. The outputs of the buffers are summed and buffered to provide the output of each multiplexer.

The control circuit selects which input is to be passed through to the output of a given multiplexer. In the illustrative embodiment, the control circuit includes serial-in, parallel-out shift registers and decode logic circuitry.

30

BRIEF DESCRIPTION OF THE DRAWINGS

5

Fig. 1 is an illustrative block diagram implementation of the crosspoint switch of the present invention.

Fig. 1a is a more detailed illustrative block diagram implementation of the controller of the crosspoint switch of the present invention.

10

Fig. 2 is an illustrative block diagram implementation of the active channel enable circuit of the controller of the crosspoint switch of the present invention.

Fig. 3 is an illustrative block diagram implementation of the switch matrix control circuit of the controller of the crosspoint switch of the present invention.

15

DESCRIPTION OF THE INVENTION

20

25

Illustrative embodiments and exemplary applications will now be described with reference to the accompanying drawings to disclose the advantageous teachings of the present invention.

While the present invention is described herein with reference to illustrative embodiments for particular applications, it should be understood that the invention is not limited thereto. Those having ordinary skill in the art and access to the teachings provided herein will recognize additional modifications, applications, and embodiments within the scope thereof and additional fields in which the present invention would be of significant utility.

Fig. 1 is an illustrative block diagram implementation of the crosspoint switch of the present invention. All of the elements of the switch 10 are disposed on a single substrate 11 and hence are implemented on a single chip. As shown in Fig. 1, the

30

10

15

20

25

30

switch 10 includes a signal distribution network 12 comprising of N dual switchable buffers 18. The N switch inputs next pass through an associated buffer amplifier 19 which fans each of the inputs, 1:M, to the M MUXes 14, one MUX per output.

In the illustrative embodiment shown in Fig. 1, N = 30 and M = 10. Those skilled in the art will appreciate that the invention is not limited to the number of channels, inputs and outputs utilized.

Each multiplexer 14 includes a plurality of multiplexers 20 and switched isolation buffers 22. Inside each MUX 14, only one of the inputs is routed to the output as determined by the control signal provided by a controller 16. The selection of one of the N inputs in the MUX is accomplished by switching one of the N switched MUX Amp's 20 on and shutting off the others using a 1 of N switch. The MUX is a voltage to current amplifier. Note that since the muxing amplifiers 20 can be shut off, the buffer amplifiers 19 (whose outputs are fanned out 1:M) will be able to drive one or all M switched MUX Amp's (when the same signal is selected in each MUX) and still maintain the gain variation within a given specification.

Each output of the isolation buffer 22 feeds into summing circuit 24. The outputs of the N switched MUX amplifiers (only one of which is active) are current summed at a low impedance function, as opposed to voltage summed, due to the large bandwidth requirement. The current from the active MUX is the only one feeding a signal to the summing junction. There are no other signal currents from the off channel inputs because they are shut off. However, these inactive MUXes are still physically connected to the summing junction and there may be feed-through from the off input channels.

To further isolate the off-channel inputs from the summing junction, the isolation buffer 22 is provided between the MUX amp output and the summing junction 24. These buffers will be turned off to shunt the undesired feed-through away from the summing junction. Finally the current is converted back into a voltage signal through another amplifier and buffered through an output amplifier 26 capable of driving into a desired input impedance (e.g. 50 ohms in the illustrative embodiment).

Fig. 1a is a more detailed illustrative block diagram implementation of the controller 16 of the crosspoint switch 10 of the present invention. In the illustrative

15

20

25

30

embodiment, the controller is implemented in complementary metal-oxide semiconductor (CMOS) technology. The controller 16 is essentially a serial-in, parallel-out (SIPO) register. For the illustrative 30 x 10 switch matrix, a series of 10, 5 bit words are shifted in and decoded to a 1 of 30 control line. The 10, 1 of 30 control lines selects which of the 30 inputs pass through to the 10 outputs.

The controller 16 includes a CMOS buffer 28, a counter 29, an active enable control circuit 30 and a switch matrix control circuit 32. The CMOS buffer 28 distributes the control signals to the counter, active channel enable and switch matrix control. The counter is enabled by the frame select and sends out a latch command every 5 clock pulses to the active channel enable and every 30 clock pulses to the switch matrix control.

Fig. 2 is an illustrative block diagram implementation of the active channel enable circuit of the controller of the crosspoint switch of the present invention. Its purpose is to provide a control that selects only the active channels per every cycle all in one circuit. The active channel enable circuit provides switch controls. The active channel enable circuit 30 sequentially samples each of the 10, 5 bit control words and decodes it to a 1 of 30 control output. These 10, 30-bit words are overlapped and stored in the same 30-bit register 34 which gives a maximum of 10 out of 30 enable signals. Those 10 signals only activate the 10 input amplifiers that are switched to the 10 outputs. Since no more than 10 inputs can be actively switched to the 10 outputs at any one time, all of the other input amplifiers are not used and are shut down to save power.

In the illustrative embodiment, the active channel enable circuit 30 includes a serial-in, parallel-out shift register 38, a set of parallel registers 39, a decoder 36 and 30-bit register 34. The decoder may be implemented with combinational logic. The decoder 36 translates a parallel input word from the registers 39 into an output signal on one of 30 control lines. The decoder output signals are latched and overlapped 10 times by the flip-flops 34 for timely output.

Fig. 3 is an illustrative block diagram implementation of the switch matrix control 32 of the controller of the crosspoint switch of the present invention. Its

10

15

purpose is to switch any one of 30 inputs to any one of 10 outputs. The matrix 32 includes a set (e.g. 50) of serial-in, parallel-out shift registers 48 that feed a set (e.g. 50) of parallel registers 46. The parallel registers 46 provide inputs to a plurality (e.g. 10) of decoders 44. The outputs of the decoder are the controls for the MUX switch matrix and are buffer by the 1 of 30 MUX drivers 42 (shown on fig.1 and 1a only).

In order to minimize crosstalk to the chip, ground lines are added between the inputs and between the output signal lines. Additionally, any signal lines on chip that need to cross over or under other signal lines will be shielded by the ground planes.

To maintain signal isolation for the IC, there should be 2 ground pads around each signal input and output.

Thus, the present invention has been described herein with reference to a particular embodiment for a particular application. Those having ordinary skill in the art and access to the present teachings will recognize additional modifications, applications and embodiments within the scope thereof.

It is therefore intended by the appended claims to cover any and all such applications, modifications and embodiments within the scope of the present invention.

Accordingly,

WHAT IS CLAIMED IS:

CLAIMS

- 1. A crosspoint switch architecture having:
- a monolithic substrate;
- a plurality (N) of electrical inputs provided on said substrate;
- a plurality (M) of electrical outputs provided on said substrate;
- switch means disposed on said substrate for selectively interconnecting said inputs to said outputs; and

means disposed on said substrate for controlling said switch means.

- 2. The invention of Claim 1 wherein said switch means further includes M multiplexers.
- 3. The invention of Claim 2 wherein each multiplexer is an N to 1 multiplexer and each multiplexer is adapted to receive each of said N electrical inputs.
- 4. The invention of Claim 3 wherein each of said N inputs to each of said multiplexers is received through a respective one of N switchable amplifiers.
- 5. The invention of Claim 4 wherein each multiplexer includes N selection multiplexers.
- 6. The invention of Claim 5 further including means for summing the outputs of said N selection multiplexers to provide a single output.
- 7. The invention of Claim 6 further including means for buffering said single output.
 - 8. The invention of Claim 3 wherein each of said N inputs to each of said

multiplexers is received through a respective one of N switchable isolation buffers.

- 9. The invention of Claim 8 further including means for summing the outputs of said N buffers to provide a single output.
- 10. The invention of Claim 9 further including means for buffering said single output.
- 11. The invention of Claim 1 wherein said control means includes a serial in, parallel out shift register.
 - 12. A crosspoint switch architecture having:
 - a monolithic substrate;
 - a plurality (N) of electrical inputs provided on said substrate;
 - a plurality (M) of electrical outputs provided on said substrate;

M multiplexers disposed on said substrate for selectively interconnecting said inputs to said outputs, each of said multiplexers being an N to 1 multiplexer, whereby each multiplexer is adapted to receive each of said electrical inputs; and

a serial in, parallel out shift register disposed on said substrate for controlling said multiplexers.

- 13. The invention of Claim 12 wherein each of said N inputs to each of said multiplexers is received through a respective one of N switchable amplifiers.
- 14. The invention of Claim 13 wherein each of said N inputs to each of said multiplexers is received through a respective one of N switchable isolation buffers.
- 15. The invention of Claim 14 further including means for summing the outputs of said N buffers to provide a single output.

- 16. The invention of Claim 15 further including means for buffering said single output.
 - 17. A method for switching including the steps of:
 providing a monolithic substrate;
 providing a plurality (N) of electrical inputs provided on said substrate;
 providing a plurality (M) of electrical outputs provided on said substrate;
- providing M, N to 1, multiplexers on said substrate, each multiplexer being adapted to receive each of said electrical inputs, and selectively interconnecting said inputs to said outputs; and

providing a serial in, parallel out shift register on said substrate for controlling said multiplexers.

10

15

ABSTRACT OF THE DISCLOSURE

A crosspoint switch architecture (10). The inventive architecture (10) includes a monolithic substrate (11) on which a plurality (N) of electrical inputs are provided. In addition, a plurality (M) of electrical outputs are provided on the substrate (11). A switch is disposed on the substrate (11) for selectively interconnecting the inputs to the outputs and a control circuit (16) is disposed on the substrate (11) for controlling the switch. The switch comprises M, N to 1, multiplexers (14), each multiplexer (14) being adapted to receive each of the N electrical inputs. In the illustrative embodiment, each of the N inputs to each of the multiplexers is received through a respective one of N switchable amplifiers (18). The output of each amplifier (18) is provided to a respective one of N switchable isolation buffers (19). The outputs of the buffers (19) are summed and buffered to provide the output of each multiplexer (14). The control circuit (16) selects which input is to be passed through to the output of a given multiplexer (14). In the illustrative embodiment, the control circuit (16) includes a serial in, parallel out shift register and decode logic circuitry.





Fig. 1a



And the form that the first field in it is in the total that the first field that the first f

Fig. 2





Fig. 3



e type a plus sign (+) inside this box

PTO/SB/01 (12-97)

Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

a valid OMB cor	ntrol nu	mber.					
			Attorney Docket Numb	per R98160			
DECLARA		FOR UTILITY OR	First Named Inventor	Erick M. Hirata			
DESIGN PATENT APPLICA (37 CFR 1.63)		COMPLETE IF KNOWN					
(37 CFR 1.63)			Application Number	/			
			Filing Date				
☑ Declaration Submitted	OR	☐ Declaration Submitted after Initial	Group Art Unit				
with Initial Filing		Filing (surcharge (37 CFR 1.16 (e)) required)	Examiner Name				

As a below named inventor, I hereby declare that:										
My residence, post office address, and citizenship are as stated below next to my name.										
I believe I am the original, names are listed below) of	I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:									
MONOLITHIC PAYLOAD IF SWITCH										
the specification of which	(Title of the Invention)								
is attached hereto										
was filed on (MM/D	D/YYYY)	as Unite	d States Applicat	tion Number or PCT International						
Application Number	and	d was amended on (MM/DD/Y	YYY)	(ıf applicable).						
I horoby state that I have re	eviewed and understand t	he contents of the above ident		n, including the claims, as						
amended by any amendme	ent specifically referred to	above.								
I acknowledge the duty to o	disclose information which	is material to patentability as	delined in 37 CF	п 1.30.						
I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT international application having a filing date before that of the application on which priority is claimed.										
Prior Foreign Application	Country	Priority Not Claimed	Certified Copy Attached? YES NO							
Number(s)		(MM/DD/YYYY)	П							
			<u>, </u>							
Additional foreign applic	ation numbers are listed of	on a supplemental priority data	sheet PTO/SB/	02B attached hereto:						
I hereby claim the benefit Application Number	I hereby claim the benefit under 35 U.S.C. 119(e) of any United States provisional application(s) listed below. Application Number(s) Filing Date (MM/DD/YYYY)									
Application Number	i i i i i i i i i i i i i i i i i i i		Additional provisional application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto.							
1										

[Page 1 of 2]
Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS SEND TO Assistant Commissioner for Patents, Washington, DC 20231.

Please type a plus sign (+) inside this box ->	+	
Please type a plus sign (+) Inside this box	1 ' ' 1	

us sign (+) inside this box \Rightarrow \pm Approved for use through 9/30/00. OMB 0651-0032

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Utility or Design Patent Application DECLARATION

DEC	LAI	MITON —	Ctility	<u> </u>	<u> </u>	<u> </u>	i ato		77			
I hereby claim the benefit under 35 U.S.C. 120 of any United States application(s), or 365(c) of any PCT international application designating the United States of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.												
U.S. Parent Application or PCT Parent Number					Parent Filing Date (MM/DD/YYYY)					nt Patent Nu <i>if applicabl</i>		
HAIRM												
Additional l	J.S or PC	CT international applica	tion numbers are	listed on	a supplem	ental p	riority data s	sheet PT	O/SB/0	2B attached he	reto.	
As a named inve	ntor, I he	reby appoint the followinected therewith:	ng registered pra Customer Numb	actitioner(per	s) to prosed	ute thi	is application	n and to	transac	t all business in Place Custoi Number Bar 0	the Patent mer Code	
		□	Registered prac	titioner(s)	name/regis	tration	number list	ted belov	v <u> </u>	Label her		
	Name		Registr Num				Name	е		Regist Nun	nber	
Leonard Glenn H Colin M	30,0 29,3 40,7 30,1											
William	U. S	cnubert	on cumplemental	Registere	d Practition	er Info	rmation she	et PTO/	SB/02C	attached here	to.	
Additional registered practitioner(s) named on supplemental Registered Practitioner Information sheet PTO/SB/02C attached hereto. Direct all correspondence to: Customer Number or Bar Code Label OR Correspondence address below												
Name	Leo	nard A. Alko	v, Esq.				<u> </u>				·	
Address	RAY	THEON COMPAN	Y									
Address	P.O	. Box 902 (E1/E150)								·	
City	E1	Segundo			State	State CA			ZIP 90245-0902			
Country	U.S		Telephor	.0	0.647.			Fax				
believed to be	true; and fine or in	statements made her further that these sta prisonment, or both, i issued thereon.	ein of my own k tements were m under 18 U.S.C.	nowledge nade with 1001 an	e are true a the knowled that such	nd tha dge th willfu	at all statem nat willful fa I false state	ents ma lse state ments r	ade on ements nay jeo	information and and the like so pardize the va	d belief are o made are lidity of the	
		irst Inventor:	_		ПАр	etition	has been	filed fo	r this u	ınsigned inve	ntor	
Gi	ven Nan	ne (first and middle	if any])		Family Name or Surname							
Erick	М.			\mathcal{A}	Hirata							
Inventor's Signature		hus	(In UH		teco	200				Date	9-29-9	
Residence: City Torrance		State	State CA		Country USA				Citizenship	USA		
Post Office A	ddress	21917 Ocean	n Avenue					. <u> </u>				
Post Office A	Address											
City Torrance State CA				ZI	p 90	503		Cou	intry	USA		
Additiona	l invento	rs are being named	on thesu	ıpplemer	ntal Additi	nal Ir	nventor(s)	sheet(s) PTO	/SB/02A attac	ched heret	

Hand II All

ij į...i.

Gons Start Sparit

valid OMB control number.

DECLARATION

ADDITIONAL INVENTOR(S) Supplemental Sheet Page 1 of 1

								<u> </u>			
Name of Additional Joint Inventor, if any:										entor	
Given Name (first and middle [if any])				Family Name or Surname							
Lloyd F.				Linder							
Inventor's Signature	Suga F. S.					Date	9	-29-99			
Residence: City	Agoura Hills	State	CA	C	ountry	USA		Citizensh	ip Ü	SA	
Post Office Address	3730 Patrick Henry										
Post Office Address		- T		- T		Т		<u> </u>			
City	Agoura Hills	State	CA		ZIP	91301	Counti	ry US.	A		
Name of Additional Joint Inventor, if any: A petition has been filed for this unsigned inventor									entor		
Given Nar	me (first and middle [if any]))		Family Name or Surname							
Inventor's Signature								Dat	e		
Residence: City		State		c	ountry			Citizen	ship		
Post Office Address											
Post Office Address					<u> </u>	· · · · · · · · · · · · · · · · · · ·	T				
City		State			ZiP		Cou	intry			
Name of Addition	nal Joint Inventor, if an	y:			A petitic	on has been file	ed for t	his unsign	ed inv	rentor	
Given Na	Family Name or Surname										
Inventor's Signature								Da	te		
Residence: City	State			Country				Citizer	Citizenship		
Post Office Address											
Post Office Address			1		Γ						
City		State			ZIP			Country			

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231